Paper Detail

Hardware Design and Security in the Era of Chiplets and LLMs

Johann Knechtel, Ozgur Sinanoglu, Paul V. Gratz, Ramesh Karri

arxiv Score 6.2

Published 2026-08-05 · First seen 2026-08-06

General AI

Abstract

The semiconductor industry is undergoing a dual revolution: the shift toward heterogeneous 2.5D chiplet systems and the integration of Large Language Models (LLMs) into Electronic Design Automation (EDA) flows. While these paradigms offer unprecedented benefits in yield, modularity, design productivity, etc., they radically expand the hardware attack surface. This paper provides a unified analysis of these frontiers, ranging from attacks on chiplet systems (including hardware stacks for LLM acceleration) across architectural, logical, and physical levels, to various exploits against LLM-driven EDA pipelines. To secure chiplet systems, we review a powerful defense approach that leverages 2.5D split manufacturing and active interposers for physically isolated Root of Trust (RoT) architectures. To secure LLM-driven EDA pipelines, we first identify native threats and then review state-of-the-art defense techniques. Finally, we discuss how LLM systems can advance hardware security efforts for modern systems, including chiplets.

Workflow Status

Review status
pending
Role
unreviewed
Read priority
soon
Vote
Not set.
Saved
no
Collections
Not filed yet.
Next action
Not filled yet.

Reading Brief

No structured notes yet. Add `summary_sections`, `why_relevant`, `claim_impact`, or `next_action` in `papers.jsonl` to enrich this view.

Why It Surfaced

No ranking explanation is available yet.

Tags

No tags.

BibTeX

@article{knechtel2026hardware,
  title = {Hardware Design and Security in the Era of Chiplets and LLMs},
  author = {Johann Knechtel and Ozgur Sinanoglu and Paul V. Gratz and Ramesh Karri},
  year = {2026},
  abstract = {The semiconductor industry is undergoing a dual revolution: the shift toward heterogeneous 2.5D chiplet systems and the integration of Large Language Models (LLMs) into Electronic Design Automation (EDA) flows. While these paradigms offer unprecedented benefits in yield, modularity, design productivity, etc., they radically expand the hardware attack surface. This paper provides a unified analysis of these frontiers, ranging from attacks on chiplet systems (including hardware stacks for LLM acce},
  url = {https://arxiv.org/abs/2608.05063},
  keywords = {cs.CR, cs.AI, cs.AR},
  eprint = {2608.05063},
  archiveprefix = {arXiv},
}

Metadata

{}